

Fig. 1




Fig. 2





Fig. 3A






Fig. 3C




Fig. 3D




Fig. 4A




Fig. 4B

ENTITY FXUCHK IS

```

PORT(  S_IN      :    IN std_ulogic;
        Q_IN      :    IN std_ulogic;
        R_IN      :    IN std_ulogic;
        clock      :    IN std_ulogic;
        fails      :    OUT std_ulogic_vector(0 to 1);
        counts     :    OUT std_ulogic_vector(0 to 2);
        harvests   :    OUT std_ulogic_vector(0 to 1);
);

```

4 5 0

4 5 2 { --!! BEGIN
--!! Design Entity: FXU;

4 5 3 { --!! Inputs
--!! S_IN => B.C.S;
--!! Q_IN => A.Q;
--!! R_IN => R;
--!! CLOCK => clock;
--!! End Inputs

4 5 4 { --!! Fail Outputs;
--!! 0 : "Fail message for failure event 0";
--!! 1 : "Fail message for failure event 1";
--!! End Fail Outputs;

4 5 5 { --!! Count Outputs;
--!! 0 : <event0> clock;
--!! 1 : <event1> clock;
--!! 2 : <event2> clock;
--!! End Count Outputs;

4 5 6 { --!! Harvest Outputs;
--!! 0 : "Message for harvest event 0";
--!! 1 : "Message for harvest event 1";
--!! End Harvest Outputs;

4 5 7 { --!! End;

4 5 1

4 4 0

ARCHITECTURE example of FXUCHK IS

BEGIN

... HDL code for entity body section ...

END;

4 5 8

Fig. 4C




Fig. 4D





Fig. 4E






Fig. 5B




Fig. 6A




Fig. 6B




Fig. 7




FIG. 8

(Prior Art)

entity Fsm: Fsm

860




FIG. 8A
(Prior Art)

entity Fsm IS

PORT (

.... ports for entity Fsm

);

ARCHITECTURE Fsm OF Fsm IS

BEGIN

.... HDL code for Fsm and rest of the entity ...

fsm-state(0 to 2) <= ... signal 801

```
853 E --!! Embedded Fsm : exampleFsm;
859 E --!! clock          : (fsm_clock);
854 E --!! state_vector   : (fsm_state(0 to 2));
855 E --!! states vector    : (s0, s1, s2, s3, s4);
856 E --!! state_encoding  : ('000', '001', '010', '011', '100');
857 E --!! arcs           : (s0 => s0, s0 => s1, s0 => s2,
                        s1 => s2, s1 => s3, s2 => s2,
                        s2 => s3, s3 => s4, s4 => s0);
858 E --!! end Fsm;
```

852
86

END;

FIG. 88

entity FSM:FSM

850




FIG. 9